## ρ-Direct Form transposed II and Residue Number Systems for filter implementations

JC. Bajard, L-S Didier and T. Hilaire LIP6, University Pierre et Marie Curie (UPMC), Paris, France

7-10 July 2011 — MWSCAS'11, Seoul





Residue Number System offer a good trade off for  $\ensuremath{\mathsf{FIR}}$  implementation

- Small
- Fast
- Low power

In DSP and control applications IIR are more widely used

Is it a good strategy for IIR ?

#### **IIR** Filter

A IIR<sup>1</sup> filter is defined by its transfer function (input-output relationship in frequency domain)

$$H(z) = \frac{b_0 + b_1 z^{-1} + b_2 z^{-2} + \dots + b_n z^{-n}}{1 + a_1 z^{-1} + a_2 z^{-2} + \dots + a_n z^{-n}}$$

where the  $a_i$  and  $b_i$  are the coefficients of the filter. Note that  $z^{-1}$  represents the delay operator.

$$u(k)$$
  $H$   $y(k)$ 

<sup>1</sup>Infinite Impulse Response

 $\rho$ DFIIt and RNS for filter implementations

J-C. Bajard, L-S. Didier and T. Hilaire

#### **IIR** Filter

A IIR<sup>1</sup> filter is defined by its transfer function (input-output relationship in frequency domain)

$$H(z) = \frac{b_0 + b_1 z^{-1} + b_2 z^{-2} + \dots + b_n z^{-n}}{1 + a_1 z^{-1} + a_2 z^{-2} + \dots + a_n z^{-n}}$$

where the  $a_i$  and  $b_i$  are the coefficients of the filter. Note that  $z^{-1}$  represents the delay operator. In time-domain, the output at time k can be computed by

#### Direct Form I

$$y(k) = \sum_{i=0}^{n} b_i u(k-i) - \sum_{i=1}^{n} a_i y(k-i)$$

<sup>1</sup>Infinite Impulse Response

 $\rho$ DFIIt and RNS for filter implementations

#### Residue Number Systems

Integer representation. A base of *i* relatively primes:

$$B_m^n = (m_1, m_2, \ldots, m_n)$$

The RNS representation of an integer X is:

$$X_{RNS} = (x_1, x_2, \dots, x_n)$$
$$\begin{cases} x_1 \equiv X \mod m_1 \\ x_2 \equiv X \mod m_2 \\ \vdots \\ x_n \equiv X \mod m_n \end{cases}$$

Chinese Remainder Theorem: An unique solution in [a, a + M[

$$M=\prod_{i=1}^n m_i$$

n

#### Operations

• Additions, multiplications and substractions with no carry propagation:

 $X \odot Y \mod M = ((x_1 \odot y_1) \mod m_1, \dots, (x_n \odot y_n) \mod m_n)$ 

- Operations on small numbers
- Modular operation can be simplified using specific bases

$$\begin{array}{rll} \mbox{Example : Base } \{3,7,13,19\} \\ & X = 147 & Y = 31 \\ & X_{RNS} = & \{0,0,4,14\} & Y_{RNS} = & \{1,3,5,12\} \\ X_{RNS} + Y_{RNS} & = \{ & |0+1|_3 \ , \ |0+3|_7 \ , \ |4+5|_{13} \ , \ |14+12|_{19} \ \} \\ & = & \{ & 1 \ , & 3 \ , & 9 \ , & 7 \ \} \\ & = & 178 \\ X_{RNS} \times Y_{RNS} & = \{ & |0\times1|_3 \ , \ |0\times3|_7 \ , \ |4\times5|_{13} \ , \ |14\times12|_{19} \ \} \\ & = & \{ & 0 \ , & 0 \ , & 7 \ , & 16 \ \} \\ & = & 4557 \end{array}$$

#### Difficulties

Example : Base  $\{3, 7, 13, 19\}$  X = 147 Y = 31 $X_{RNS} = \{0, 0, 4, 14\}$   $Y_{RNS} = \{1, 3, 5, 12\}$ 

- No easy magnitude estimation
- No easy overflow detection
- Conversions





#### Technological issues

#### Targetted technology : Xilinx Virtex 4 FPGA



- A specific mechanism: Fast Carry propagation
- Carry ripple adder more efficient for medium width

#### Technological issues

#### Targetted technology : Xilinx Virtex 4 FPGA



- A specific mechanism: Fast Carry propagation
- Carry ripple adder more efficient for medium width

Key technological issueSmall delay increase for larger adders<a href="mailto:bits">5 bits</a><a href="mailto:bits">Delay (ns)</a>6.6</a>

- Specific modular base  $\{2^n 1, 2^n, 2^n + 1\}$
- Modular additions
- Modular constant multiplication
- Scaling

- Specific modular base  $\{2^n 1, 2^n, 2^n + 1\}$
- Modular additions
- Modular constant multiplication
- Scaling



modulo  $2^n - 1$  addition



modulo  $2^n + 1$  additions

- Specific modular base  $\{2^n 1, 2^n, 2^n + 1\}$
- Modular additions
- Modular constant multiplication
- Scaling

- Up to 7 bits: lookup tables Roughly same delay as an adder
- Over 7 bits: shift and add-like algorithm delay similar up to 5 adders

- Specific modular base  $\{2^n 1, 2^n, 2^n + 1\}$
- Modular additions
- Modular constant multiplication
- Scaling Up to 7 bits: lookup tables

- Specific modular base  $\{2^n 1, 2^n, 2^n + 1\}$
- Modular additions
- Modular constant multiplication
- Scaling

Over 7 bits: shift and add-like algorithm

#### Scaling is necessary

# Direct Form I $y(k) = \sum_{i=0}^{n} b_i u(k-i) - \sum_{i=1}^{n} a_i y(k-i)$

J-C. Bajard, L-S. Didier and T. Hilaire

▲ □ ▶ ▲ □ ▶ ▲ □ ▶

### DFI IIR in RNS on FPGA ...

Filter	Scaling Mul Add		RNS WL	FP WL	
				(bits)	(bits)
DFI	13	13	12	13	36

		delay (ns)	area (slices)
DFI	fixed-point	20.61	1071
	RNS	54.76	3405

#### Because

- FPGA technology gives no gain in splitting wordlength
- Scaling is costly
- Wordlength too large to implement multiplication trough tables



Hopefully, some other algorithms are possible.

**∃→ ∢∃→** 

 $\rho$ DFIIt

Hopefully, some other algorithms are possible. i.e. it is possible to **reparametrized** the transfer function as

$$H(z) = \frac{\beta_0 + \beta_1 \varrho_1^{-1}(z) + \ldots + \beta_{n-1} \varrho_{n-1}^{-1}(z) + \beta_n \varrho_n^{-1}(z)}{1 + \alpha_1 \varrho_1^{-1}(z) + \ldots + \alpha_{n-1} \varrho_{-1}^{-n+1}(z) + \alpha_n \varrho_n^{-1}(z)}$$

with

$$arrho_i: z \mapsto \prod_{j=1}^i 
ho_j(z) ext{ and } 
ho_i: z \mapsto rac{z - \gamma_i}{\Delta_i}$$

for some  $(\rho_i)$ ,  $(\Delta_i)$ .

 $\rho$ DFIIt

Hopefully, some other algorithms are possible. i.e. it is possible to **reparametrized** the transfer function as

$$H(z) = \frac{\beta_0 + \beta_1 \varrho_1^{-1}(z) + \ldots + \beta_{n-1} \varrho_{n-1}^{-1}(z) + \beta_n \varrho_n^{-1}(z)}{1 + \alpha_1 \varrho_1^{-1}(z) + \ldots + \alpha_{n-1} \varrho_{-1}^{-n+1}(z) + \alpha_n \varrho_n^{-1}(z)}$$

with

$$\varrho_i: z \mapsto \prod_{j=1}^i \rho_j(z) \text{ and } \rho_i: z \mapsto \frac{z - \gamma_i}{\Delta_i}$$

for some  $(\rho_i)$ ,  $(\Delta_i)$ .

It uses 3n + 1 parameters (instead of 2n + 1) but is very efficient numerically

## $\rho {\sf DFIIt}$ advantage



Figure: Relative difference between the ideal transfer function and the fixed-point implemented transfer function

#### $\rho$ -Direct-Form II



#### *ρ*-Direct-Form II



Then a *Direct Form* can be use with cascaded  $\rho_i^{-1}$ -operators.

#### $\rho$ DFIIt and RNS for filter implementations

#### Results

		delay (ns)	area (slices)
	fixed-point	20.61	1071
	RNS	54.76	3405
	fixed-point	16.37	206
hoDFIIt	RNS tables	17.03	1167

- Multiplications are more efficient trough tables
- FPGA technology gives no gain on the size and delay of RNS adders
- Scaling in RNS is costly
- New filter form gives improvement in delay and area

#### Conclusion - Discussion

- New efficient forms
- Forms with less scaling
- CMOS technology would give better results for RNS implementations
- Using larger base to benefit the parallelism gain. For instance  $\left\{2^k-1,2^k+1,2^k-2^{k-r}-1,2^k-2^{k-r}+1\right\}$